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Abstract—Using virtual prototyping (VP) design tool to eval-
uate power converter electro-thermal performance can help
designers to validate prototype in a quick way. However, different
system time-scale requires efficient electro-thermal simulation
techniques. Thus, an approach by using average power losses
of one switching cycle is presented in the paper to decouple
electrical and thermal simulation so as to evaluate the influence of
the parasitic inductance on device junction temperature quickly.
This approach is validated by comparing with a method to
obtain device junction temperature by using instantaneous power
losses. By implementing it in the VP design tool, where a SiC-
MOSFET behavioural model is developed and validated, it is
shown the parasitic inductance influence on power converter
electro-thermal waveforms. Thus, designers can evaluate power
converter electro-thermal performance more quickly than other
commercial software.
Keywords—Virtual prototyping; Multi time-scale; Electro-
thermal simulation; SiC-MOSFET; Parasitic inductance; Switch-
ing losses
I. INTRODUCTION
With high operation temperature, fast switching transition
and low ON-state resistance, wide bandgap power semicon-
ductor devices can help power electronics engineers to design
high power-density power converters. The ability of evaluating
power converter electro-thermal performance in simulation
tool is important, because it helps designers to choose power
converter EMI filter and cooling system size in a quick way.
An important requirement for this kind of virtual proto-
typing (VP) design tool is that it can predict accurate power
semiconductor device switching transitions, which is important
to design EMI filter and to obtain device losses. Meanwhile, it
can predict accurate device thermal path, which is important
to obtain device temperature.
There are following methods to obtain device electro-
thermal waveforms: one method is to use device instantaneous
power losses as that presented in [1]. The advantage of this
method is that device junction temperature Tj and the influence
of device switching losses on Tj can be accurately observed.
However, time-scale of wide bandgap device switching transi-
tion can be as short as a few nanoseconds. In contrary, power
converter thermal constant can be as long as a few minutes.
This system time-scale mismatch requires a huge quantities of
simulation data and simulation time.
To accelerate simulation speed, one method is to use an
average power losses of one switching cycle as that presented
by authors in [2], [3]. The advantage of this method is that
time scale can be increased to microseconds or milliseconds,
so fewer points and time are needed than the previous method.
However, as device switching losses is averaged, its influence
on device Tj can not be observed. Furthermore, in [2], [3],
power losses are predetermined and used in a lookup table, in
which the influence of converter parasitic inductances Lpara
on Tj is not considered.
In order to overcome the drawback of the above methods,
another method using instantaneous power losses for power
devices and averaged power losses to determine system heat
convection coefficient is presented by authors in [4]. It is
focused on optimizing chip size of used power semiconductor
devices in this work, where the influence of Lpara on device
losses is not presented.
In the above literatures, silicon power semiconductor de-
vices are chosen as experimental demonstrations. Lpara may
not be critical to consider as device switches slowly. How-
ever, for wide bandgap power semiconductor devices, they
switch much faster than Si devices, therefore Lpara may
play an important role on device switching losses [5]. Thus,
an efficient electro-thermal simulation technique to consider
the influence of Lpara on device switching losses and on
device Tj is important in VP design tool, where a reliable
power semiconductor device model with 3D electro-thermal
geometry is necessary to be simulated in VP design tool.
Therefore, designers can evaluate power converter electro-
thermal performance by using the VP design tool.
Previous work on VP design tool frame and modelling
power semiconductor device in it have been reported by
authors in [6], [7], where it is shown that both thermal
impedance and parasitic impedance can be accurately extracted
in the proposed VP design tool. Thus, device switching losses
can be accurately obtained. Based on those results, in this
paper, it is focused on how to obtain device thermal waveforms
in VP design tool in an efficient way.
The paper is structured with the following parts: a proposed
approach by using average power losses of one switching
cycle to solve multi time-scale simulation problem, which is
at first presented and validated. Afterwards, the approach is
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Fig. 1: Electrical circuit using to obtain device electro-thermal
waveforms
implemented in the VP design tool, where a SiC-MOSFET
model is presented. Device switching and thermal waveforms
are validated by the measurements. The influence of Lpara on
its electro-thermal waveforms is then shown when device op-
erates in a single-phase sinusoidal PWM inverter. Conclusions
are followed after those results at last.
II. MULTI TIME-SCALE ELECTRO-THERMAL SIMULATION
APPROACH
A. Proposed approach
An electrical circuit using to obtain device electro-thermal
waveforms is shown in Fig. 1a, where it is a half bridge circuit
with two SiC-MOSFETs (C2M0040120D, 1200V/60A). The
switching unit is constituted by devices S1, S2 and decoupling
capacitance Cdecp. There exists parasitic inductance Lpara of
the switching unit due to the PCB tracks and device packaging.
When applying sinusoidal PWM control signals, the circuit can
be used as a single-phase inverter with near sinusoidal output
current waveforms shown in Fig. 1b.
One method to obtain device junction temperature Tj is
shown by the flowchart in Fig. 2a, where the input of the
simulation tool is the parameters of the designers, such as
input voltage Vin, load values ZL (R, L, C), carrier waveform
c with switching frequency fsw, modulation waveform m with
modulation frequency fout and parasitic inductance Lpara.
Device power losses are obtained by instantaneous electrical
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Fig. 2: Flowchart to obtain device Tj by different methods
simulation results, where device switching losses Esw are
obtained by using a small time-scale of a few ns to get accurate
switching waveforms and conduction losses Pcond are obtained
by using time-scale of a few µs to get device conduction
waveforms. Device power losses are then used to estimate
Tj , so thermal simulation is coupled with electrical simulation
result.
It is to be noted that this method is used in the circuit
simulator such as SPICE and in the system simulator such as
PLECS, where the simulation time is limited to time-scale
to obtain switching waveforms for the former type of the
software and to conduction waveforms for the latter type of
the software (where device switching losses are in a look-
up table versus switching current). Nevertheless, the above
time-scales are far below power electronics system thermal
constant, which is usually superior to a few tens of seconds.
As presented previously, the time-scale mismatch requires a
huge quantity of data and simulation time to obtain device
Tj when system reaches thermal steady-state.
To accelerate simulation time, electro-thermal simulation is
decoupled by the proposed method shown in the flowchart in
Fig. 2b, where a small time-scale simulation of nanoseconds
is running at first to determine device switching losses (turn-
ON switching losses Esw,ON and turn-OFF switching losses
Esw,OFF) under different currents ID and Tj. Therefore, a
function showing the relation between device Esw and ID,
Tj can be obtained:
Esw = f(ID, Tj) (1)
By knowing designer parameters c and m of the control
signals, device duty cycle D(t) can be obtained by the
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Fig. 3: Device S1 averaged switching losses and conduction
losses waveform of one Tm
equation below if devices are modulated by SPWM signals
(M is modulation index).
D(t) =
M
2
sin(2 · pi · fmod · t) + 1
2
(2)
Thus, by combining with Vin and ZL, Iout can be obtained
by following equation:
Iout =
VAO
ZL
=
Vin ·D(t) − Vin2
ZL
(3)
As illustrated in Fig. 1b, once Iout is known, device S1 and
S2 switching current IS1 and IS2 of each switching cycle can
be obtained. By combining the above two equations, device
average switching losses Psw,avg of one switching period Ts
can be obtained by following equation:
Psw,avg(t) = Esw(t) · fsw
= f(Iout(t)) · fsw, t = n · Ts
(4)
By knowing device ON-state resistance RDS(on) value,
which is also a function of Tj, average conduction losses
Pcond,avg of one Ts can be obtained by the following equation.
Pcond,avg(t) = Iout(t)
2 ·D(t) ·RDS(on), t = n · Ts (5)
Thus, device total average power losses Ptotal,avg, which is
with the same frequency fmod as modulation wave, can be
obtained, so a large time-scale of a few ms is used to obtain
device Tj. It is to be noted that the influence of Tj on Esw
and Ploss is also included in the obtained Ptotal,avg. In the
proposed method, thermal simulation is decoupled from small
time-scale simulation to get switching waveforms, so Tj can
be obtained in a quicker way and the influence of Lpara on
device Esw and Tj can be considered.
B. Validation
In order to validate the proposed approach, the above
electrical circuit shown in Fig. 1 is simulated in LTSpice using
SiC-MOSFET manufacturer model. Following parameter are
used in the simulation: Vin = 600V, L = 380µH, CL = 2µF,
RL = 22Ω, fsw = 50kHz, fmod = 50Hz and Lpara = 10nH.
As shown in Fig. 1b the current waveforms of output current
Iout and device S1 current IS1, in the first half cycle from
0-Tm2 , MOSFET S1 switches at different Iout and IS1 flows
through MOSFET channel. While in the second half cycle
from Tm2 -Tm, body diode of S1 switches at different Iout and
IS1 flows through body diode, yielding different switching and
conduction losses.
By averaging device power losses of one Ts, the obtained
S1 power losses waveforms are shown in Fig. 3 for a period of
Tm. The obtained power losses can then be represented by the
mathematical functions in the form of a series of sinusoidal
functions plus DC component in order to be used in the
simulation. The amplitude of each sinusoidal function is Tj
dependent to include its influence on device power losses.
Device Tj can then be obtained, where the comparison
between the above two methods is shown in Fig. 4, which
shows that device Tj obtained by the proposed method using
average power loss corresponds well with the results when it
is obtained by small time-scale simulation on instantaneous
power losses. The time to obtain the above results by using
instantaneous power losses is about 1600s while the time
using proposed method is a few seconds, which proves the
effectiveness of the proposed method. It is also shown in the
results that the influence of device Esw on its Tj is small (less
than 0.2◦C). Therefore, the proposed method is suitable for
wide bandgap power semiconductor devices, whose Esw is
much smaller than Si devices.
The proposed approach is then implemented in the VP
design tool, where SiC-MOSFET electro-thermal waveforms
are presented.
III. SIC-MOSFET POWER CONVERTER
ELECTRO-THERMAL PERFORMANCE EVALUATION IN
VIRTUAL PROTOTYPING DESIGN TOOL
A. SiC-MOSFET modelling in virtual prototyping design tool
Power electronics systems can be virtually represented in
the VP design tool. Different components of the half-bridge
circuit shown in Fig. 1a are modelled by different modelling
techniques in the VP design tool. For the parts like PCBs
and heatsinks, they are represented by their physical models
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Fig. 5: Modelling a half-bridge circuit in VP design tool
which capture their 3D geometry and materials, because they
can determine both parasitic impedance (Zpara) and thermal
impedance (Zth) of the system, which influence further power
converter electro-thermal performance. In the developed VP
design tool, Partial Element Equivalent Circuit (PEEC) method
is used for electromagnetic simulation while Finite-Difference
Method (FDM) is used for thermal simulation.
For the passive device such as capacitor and active device
such as power semiconductor device and their gate drivers,
they can be represented by behavioural models, because their
dimensions are normally fixed. A 1200V/60A SiC-MOSFET
(C2M0040120D) is modelled in the design tool by using a
behavioural model as that presented in [7], where an equivalent
TABLE I: Parameters using in eq.(6) to model device ID-VDS
characteristics (various units without physical meaning)
a b c d e f g
15.09 7.52 2.25 0.004 1.49 0.9 1
TABLE II: Parameters using in eq.(7) to model device C-VDS
characteristics (various units without physical meaning)
ac bc cc dc ec fc gc hc
8.57× 10−10 18.1 0.27 7.53 0.5 1.9× 10−9 2 0.47
circuit is shown in Fig. 5b. Branches bCgd , bCgs , bCds and brch
with electrical nodes D, G and S represent device electrical
characteristics; while branch bloss with electrical nodes ntj and
nts represent device thermal characteristics.
Following equations are used to express device ID-VDS and
C-VDS characteristics, where the parameters in those equations
can be obtained by fitting method and they are given in
TABLE I and TABLE II.
Id1 = a · log(1 + exp(VGS − b
c
))e · (1 + d · VDS)
Id2 = −a · log(1 + exp(VGS − b− f · (VDS)
g
c
))e
· (1 + d · VDS)
ID = Id1 + Id2
(6)
Cgd = ac·
(1 + VDS · (1 + bc ∗ 1 + tanh(cc ∗ (VDS − VGS) − dc)
2
))−ec
+ 1e− 12
Cds =
fc
(1 + VDSgc )
hc
Cgs = 1.88 × 10−9
(7)
The comparison between the model and datasheet values
on device characteristics are shown in Fig. 6, where they are
represented generally well by the model.
Behavioural and physical models in the VP design tool are
linked by electrical and thermal boundaries for electrical and
thermal simulation. Model order reduction (MOR) technique
is applied to reduce the number of equations generated by the
physical model in order to accelerate simulation speed [6]. It
is applied a PRIMA algorithm [8] for electromagnetic order
reduction and an Arnoldi MOR algorithm [9] for thermal order
reduction.
B. SiC-MOSFET model validation
As shown in Fig. 7, a virtual prototype of SiC-MOSFET
half bridge circuit is built in the VP design tool to represent
the real prototype. PCB tracks, heatsink and device packages
are modelled by giving their geometries in the VP design
tool. Other parts such as Cbus, load, SiC-MOSFETs and their
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Fig. 6: Comparison between the model and the datasheet
values on device ID-VDS and C-VDS characteristics
associated gate drivers are modelled by using behavioural
models in the form of the equivalent circuits.
As shown in Fig. 7c and in Fig. 7d, electrical boundaries
and thermal boundaries are used to link physical model and
behavioural model for electro-thermal simulation.
The flowchart to obtain power converter electro-thermal
waveforms in VP design tool is illustrated in Fig. 8. VP
design tool is able to generate Zpara of the switching loop
(mainly parasitic inductance Lpara is considered). Using the
presented SiC-MOSFET model, device electrical switching
waveforms can be obtained under different Iout by a small
time-scale simulation. An automated post-processing script
using the presented multi time-scale approach is applied to
obtain Psw,avg and Pcond,avg, whose values are used in thermal
branch bloss of the model (see Fig. 5b). Therefore, a large
time-scale is used to obtain device Tj waveforms by using Zth
generated by the VP design tool.
When Vin = 300V, the comparison between the simulation
and measurement on device switching waveforms when it
switches at ID = 10A (external gate resistance is 10Ω) and
ID = 15A (external gate resistance is 0Ω) is shown in Fig. 9
and in Fig. 10 respectively, where good switching transitions
and resonance frequency are represented, which shows a
reliable device model and accurate extraction of switching loop
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waveforms in VP design tool
Lpara in the design tool.
When external gate resistance is 10 Ω, devices total switch-
ing losses when it switches at 200V and 300V can then be
obtained. It is shown in Fig. 11 the comparison between the
measurement and the simulation, where Esw of the measure-
ment is estimated accurately in the VP design tool.
In order to validate device thermal waveforms, the presented
power converter is operated in buck mode, in which S1 is
in hard turn-ON and turn-OFF switching and S2 serves as a
synchronous rectifier. device S1 is switched at 50kHz and with
a constant duty cycle 25%. Dead time of control signals of S1
and S2 is set to be 150ns. Power losses of S1 is estimated to
be Ploss,S1 = Ploss,sw + Ploss,cond = 1 + 0.25 = 1.25W and
Power losses of S2 is estimated to be Ploss,S2 = Ploss,sw +
Ploss,cond = 1 + 0.9 = 1.9W (including the influence of dead
time).
The comparison between the measurement and the sim-
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Fig. 9: Comparison between the simulation and measurement
when device switches at VDS = 300V, ID = 10A
ulation on device and using heatsink temperature is shown
in Fig. 12b, where temperature is measured by an infrared
thermal camera in experiment and boundary condition is set
to be natural cooling in simulation (with convection coefficient
10W/m2·◦C). As shown in the mapping temperature colour-
bar, the difference between the measurement and simulation on
obtained device and heatsink temperature is within 2◦C, which
shows an accurate estimation of heatsink thermal impedance
Zth. In order to compare packaging temperature with the
measurement, detailed device packaging as that shown in [10]
can be modelled in the VP design tool.
C. Lpara influence on power converter electro-thermal perfor-
mance
In order to investigate on Lpara influence on power con-
verter electro-thermal performance, device electro-thermal
waveforms of two positions are compared. In position 2,
distance between S1 and S2 is increased to 1cm more than
its original position (position 1) shown in Fig. 7a.
When Vin = 600V and Iout = 10A, device switching
waveforms of the two positions are compared in Fig. 13,
where it is shown that as distance between devices S1 and S2
increases, the Lpara of the switching unit increases, causing
a slower switching transition and LC resonance frequency.
Device switching losses are then compared in Fig. 14 between
the two positions. In position 2, as Lpara increases, device VDS
voltage drop increases during turn-ON transition. Therefore,
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turn-ON switching losses (Esw,ON) due to the overlap of VDS
and ID decreases in position 2 because of this snubber effect
of Lpara.
Device losses and its Tj of the two positions are then
compared when they are operated in a sinusoidal PWM
modulated DC-AC inverter (same parameters as presented in
section II-B), in which the results are presented in Fig. 15.
As two devices operate in a sinusoidal PWM inverter, one
device has more losses than the other at one half period
of modulation wave. As devices have less Esw in position
S1
S2
(a) Measurement results
S1S2
(b) Simulation results
Fig. 12: Comparison on device temperature between the mea-
surement and the simulation
2, their Tj are estimated to be 8◦C less than position 1.
Obtained device Tj and heatsink temperature in the VP design
tool of the two positions are illustrated in Fig. 16. Even
though the increase of Lpara in the switching unit lowers
down device Tj and heatsink temperature, it might lead to
electromagnetic interference problem, which will be analyzed
in future communications.
Simulation time to obtain the above electro-thermal wave-
forms are about 6mins, which includes generating electro-
thermal equations, applying MOR to reduce equation size, 1ns
time-scale to obtain device switching losses under different
currents and 1ms time-scale to get device Tj waveform until
thermal steady state (1000s). This helps designers to obtain
results more quickly than SPICE-type (Zpara and Zth need to
be predetermined) and Ansys-type (device losses need to be
predetermined) simulation software.
IV. CONCLUSION
A multi time-scale simulation approach is proposed in
the paper to decouple electrical and thermal simulation. In
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this approach, device switching losses Esw by taking into
account of the influence of parasitic inductance Lpara is at
first obtained by a small time-scale simulation. Afterwards,
device power losses waveform, which is as the same frequency
as power converter modulation waveform, can be obtained by
averaging its switching losses and conduction losses of one
switching period. Therefore, thermal simulation is decoupled
from electrical simulation, so simulation speed is accelerated
to obtain power converter electro-thermal waveforms. This
approach is validated to estimate device junction temperature
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Tj by comparing with a method, where thermal result is based
on device instantaneous power losses of electrical simulation.
The approach is then implemented in a virtual prototyping
(VP) design tool, in which a SiC-MOSFET behavioural model
is developed. By comparing with the measurement on device
switching waveforms and device temperature, it is shown that
the presented SiC-MOSFET device model together with the
3D electro-thermal geometry is reliable to estimate power
converter electro-thermal waveforms in the VP design tool.
Following by that, a SiC-MOSFET sinusoidal PWM modu-
lated DC-AC inverter is evaluated by using the developed VP
design tool. Distances between two devices in the switching
unit is increased to 1cm more than their original positions,
which brings more Lpara in the switching unit. When Lpara
increases, device Esw decreases because of this snubber effect,
resulting in lower Tj and heatsink temperature when system
reaches thermal steady-state.
By using the proposed multi time-scale approach in the VP
design tool, simulation time to obtain power converter electro-
thermal waveforms are faster than SPICE-type and Ansys-type
simulation softwares.
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